Theoretical and Experimental Investigations on Nonlinear Capacitance and Loading Effects on Power PHEMT's Linearity by Forestier, S. et al.
 Abstract— This paper presents a theoretical and experimental
analysis of the phase conversion phenomena in a power PHEMT
transistor. Relationships between the linearity of the device and
the intrinsic gate-source capacitance CGS, gate-drain capacitance
CGD , transconductance GM as well as the load impedance ZL , are
explained. A judicious choice of the transistor’s operating
conditions allows to reduce the phase conversion AM/PM. In the
case of PHEMT devices, the behaviors of CGS, CGD, GM elements
and ZL value induce internal compensation phenomena between
the intrinsic non-linearities. These compensation mechanisms can
be exploited to minimize the amplifier’s phase conversion. The
proposed approach is validated by comparisons between Load-
Pull measurements at the frequency of 18 GHz and Harmonic
Balance simulations. It reveals good accuracy for AM/PM
predictions and shows the dependence of the phase conversion
versus the load impedance and intrinsic non-linearities.
I. INTRODUCTION
When designing an amplifier, in addition to the power
performances, the linearity is a significant criterion for
applications that require the amplification of variable envelope
modulations. In order to reach a good linearity, the required
objectives are power characteristics for which the gain and the
phase conversions are both minimal whatever the variations of
the input power. The intrinsic non-linearities of the transistor
generate distortions which result in variations of the phase and
the power gain [1]. These variations are at the origin of the
degradation of the linearity criterion according to the input
power level. The objective of this work is to analyze the phase
conversion phenomena in PHEMT transistors.
The analysis focuses on the intrinsic non-linear phenomena
which are at the origin of the phase conversion. In section II, a
theoretical analysis, based on a simplified electrical model of
the PHEMT device, points out the contribution of the intrinsic
non-linearities to the phase conversion. It is shown that some
non-linear effects can compensate themselves to reduce the
phase conversion. Load-pull measurements have been
performed in order to validate the theoretical study and are
compared to non-linear simulation results in section III.
II. THEORETICAL ANALYSIS OF PHASE CONVERSION
The electrical model used (Fig. 1) for the theoretical study is
derived from the usual non-linear model of a FET transistor.
Only the three main non-linear elements are kept. The model is
made of the non-linear gate-source and gate-drain admittances,
respectively YGS and YGD, and of the drain current source ID.
Admittance YL represents the load admittance and impedance
ZG is the source impedance. For a normal operation of the
amplifier, the effect of the gate-source diode and the gate-drain
breakdown phenomena are considered as negligible.
The drain current source ID is considered, at first
approximation, independent from the drain-source voltage VDS,
this corresponds to a zero drain conductance. The previous
assumptions imply that the intrinsic dynamic load-line is
limited to the saturation zone of the output current
characteristics I(V). In order to simplify calculations, the
extrinsic passive elements of access are not taken into account
explicitly but can be included in the elements ZG and YL of
figure 1. Series resistances RGS and RGD, usually associated
with capacities CGS and CGD are ignored.
The application of Miller’s theorem leads to the circuit
presented on figure 2 by taking into account the input and
output Miller admittances, respectively YE and YS. The phase
conversion ∆ϕ is defined as being the variation of the phase ϕ
between the output drain-source voltage VDS and the generator
voltage EG.
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ZG : Source impedance
YGS : Admittance associated with CGS
YGD : Admittance associated with CGD
YL : Load admittance
Fig.1 Simplified PHEMT model
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Fig.2 Modified model (Miller’s theorem)
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The application of Miller’s theorem leads to the expressions of
the admittances YE and YS (eq. 1).
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where GM represents the drain transconductance associated to
the drain current source ID. The phase ϕ is calculated starting
from equation (2):
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The following assumptions will allow us to reduce the previous
expressions:
- the overall load admittance 1/ZOPT is the sum of the output
admittances YL+YS. It is assumed to be only real and
optimal for the output power matching of the transistor.
- the source impedance ZG is real.
- The transconductance GM is complex: GmMM GG ϕ∠=
Under these conditions, one shows that ϕ depends, at first
order approximation, on the CGS, CGD and GM intrinsic
elements and on the ZG and ZOPT extrinsic elements according
to equation (4).
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In order to perform a non-linear analysis, the elements CGS,
CGD and GM of equation (4) must be replaced by their
equivalent non-linearities CGS_NL(VGS1), CGD_NL(VGS1) and
GM_NL(VGS1) at the fundamental frequency. These describing
functions depend on the magnitude of the intrinsic voltage VGS1
at the fundamental frequency. The describing functions are
determined with a harmonic balance simulation taking into
account all the environment in which the non-linearities CGS,
CGD and GM are placed. CGS_NL and CGD_NL functions are given
with the computation of the imaginary part of YGS and YGD
admittances at the fundamental frequency (eq. 5).
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The function GM_NL is given by the computation of the
fundamental current component IDS1 divided by the
fundamental voltage component VGS1.(eq.6)
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Hence, the phase ϕ depends on the voltage VGS1 (eq.7).( )
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The phase conversion ∆ϕ is defined as the variation of ϕ(VGS1)
compared to its small signal value. According to equation (7),
the variations of CGS_NL, CGD_NL and GM_NL can compensated
themselves partially and lead to a minimal phase conversion
∆ϕ. The capacities CGS and CGD, obtained by extraction along
the intrinsic dynamic load-line on a 8*75µm PHEMT
transistor, are presented figure 3 [2,3].
Fig. 3: Extracted capacities CGS and CGD versus bias
voltages along the transistor output load-line.
The particularity of PHEMT devices is that the capacity CGS
decreases in the normal operating range of VGS , in our case
this appears for VGS values greater than -0.7 V. The direct
consequence is the decreasing behavior of the non-linear
function CGS_NL. (Fig. 4) The describing functions CGS_NL and
CGD_NL, simulated for different drain bias points, present
opposite variations. Simulations have been made with a fixed
gate source bias voltage at –0.5V and a load impedance
ZL=11.6-j2.2Ω at the frequency of 18 GHz.
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Fig. 4: CGS_NL and CGD_NL non-linearities with VGS0=-0.5V
and ZL=11.6-j2.2 Ω
Cgd function
80
100
120
140
160
180
200
220
-8 -6 -4 -2 0
VGD(V)
Cgd (fF)Cgs function
150
250
350
450
550
-2 -1.5 -1 -0.5 0 0.5 1
VGS (V)
Cgs (fF)
11th GAAS Symposium - Munich 200382
                               	    
        
    
     
    
     
     
      
|G
M
_N
L
|(
S
)
VDS0=2.6V
VDS0=2V
VDS0=1.4V
Fig. 5: |GM_NL| non-linearity
III. EXPERIMENTAL RESULTS
The theoretical analysis has been validated on a 0.15 µm gate
length Power-PHEMT transistor with a 8*75µm total gate
width at the working frequency of 18 GHz.[4]
A. Influence of CGS capacity
The behavior of the CGS_NL non-linear function depends on the
value of the gate bias point. The minimum phase conversion
is obtained according to the equation (7) when the variation of
CGS_NL compensates as well as possible, on the input power
range, the variation of term "CGD_NL(1+|GM_NL| .ZOPT.cos(ϕGM_NL))".
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Fig. 6: Analytical calculation of ϕ=f(VGS0)
Experimentally, the dependence of ∆ϕ versus CGS can be
observed up to 2dB compression of the transistor’s power gain
by changing the gate bias point VGS0. Three different values of
VGS0 have been chosen, the load impedance ZL=8.9+j.4.8Ω and
the drain bias point VDSO=3V are kept fixed (Fig. 6 and Fig.
7). These results show that the phase conversion is minimum
for VGS0 = -0.7V, this corresponds to a gate bias located in the
region where CGS capacity value (Fig. 3) is maximum and
begins to decrease. Notice that the values of the phase ϕ are
different between analytical and experimental results, this is
due to the fact that the analytical calculations are made with
intrinsic voltages and it does not take into account the extrinsic
passive elements. Nevertheless, the phase conversions ∆ϕ
(variations of the phase ϕ) can be compared and the three
analysis: analytical, experimental and HB simulations are
coherent and give the same dependence of ∆ϕ with regards to
the gate bias.
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Fig. 7: ϕ=f(VGS0) Load-pull measurements/ HB simulations
B. Influence of CGD capacity and GM transconductance
The influence of CGD_NL cannot be dissociated from that of the
non-linear transconductance GM_NL since their contributions to
the phase conversion are given by the term: " CGD_NL(1+|GM_NL|
.ZOPT.cos(ϕGM_NL))" (eq.7). Experimentally, CGD_NL and GM_NL vary
according to the drain-source bias voltage VDS0, without
significant changes of CGS_NL and ZOPT. The gate bias point
VGS0=-0.47V and the load impedance ZL=11.5-j.2.3Ω are kept
unchanged. The phase conversion is then measured for various
values of VDS0. The curves (Fig. 8 and Fig. 9), plotted up to
3dB compression gain, show that the phase conversion
decreases when VDS0 increases.
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Fig. 8: Analytical calculation of ϕ=f(VDS0)
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Fig. 9: ϕ=f(VDS0) Load-pull measurements/ HB simulations
With a fixed load impedance, the growth in VDS0 value allows
to increase the output power and thus to reach the same gain
compression level for higher input powers. An increase in VDS0
makes it possible to move away the load cycle from the ohmic
region of the I(V) characteristics and thus allows to reach the
same power gain compression at a greater output power. The
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influence of GM_NL is in this case most significant compared to
that of CGD_NL and CGS_NL capacities.
C. Influence of the load impedance ZL
The phase conversion also depends on the load impedance
ZOPT.[5] ZOPT represents the total equivalent impedance at the
access of the intrinsic current source ID. When the output
circuit is properly tuned at the fundamental frequency, the
imaginary part of ZOPT is almost null. In this case, the intrinsic
load line has a minimum area and ZOPT is thus only a real
impedance whose value controls the slope of the load line.
Equation (7) shows that the value of ZOPT controls the
contribution of the CGD_NL non-linearity in the compensation
phenomenon. Experimentally, a bias point (VGS0=-0,47V,
VDS0=3,2V) is chosen in order to obtain the compensation
phenomenon between CGS_NL and CGD_NL. Three different
values of the module of the external load impedance |ZL| are
then used. The phase of the impedance ZL is always chosen in
order to minimize the load line area.
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Fig. 10: Analytical calculation of ϕ=f(|ZOPT|)
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Fig. 11: ϕ=f(|ZOPT|) Load-pull measurements/ HB simulations
The input power varies until the 4dB gain compression point is
reached for each of the three values of |ZL|.(Fig. 10 and Fig. 11)
The most important phase conversion is obtained with the
lowest value of |ZL| (|ZL|=8.5Ω). A minimum phase conversion
is achieved with an impedance equal to |ZL|=11.6Ω.
Simulations show that the variations of intrinsic impedance
ZOPT are similar to the variations of the extrinsic load
impedance ZL. Contrary to an usual operation of FET
transistors, an increase in ZOPT can improve the linearity of the
PHEMT transistor. This is due to the particular behavior of the
PHEMT gate-source capacity. Hence, the usual trade-off
linearity/PAE according to the load impedance may not exist
under particular operating conditions of the PHEMT device.
IV. CONCLUSION
The simplified theoretical approach highlights the dependence
of the phase conversion towards gate-source and gate-drain
capacities and towards the load impedance. The results
obtained on a 8*75µm Power PHEMT device show first a
good agreement between Load-Pull measurements and the
large signal HB simulations and it also validate the non-linear
model used. In addition, these results show the dependence of
the phase conversion, by the means of the bias points, with
regards to non-linearities due to the CGS and CGD capacities. A
judicious choice of the bias point and of the load impedance
allows to control the internal compensations phenomena in the
PHEMT and make it possible to achieve a reduced phase
conversion over a large input power range. Physical
simulations [6] have shown that the particular form of the CGS
capacity is related to the gate recess. Other work [7] shows that
the linearity of the amplifier is better in the case of a double
recess compared to the simple recess. The study presented in
this paper confirms these results and gives designing rules for
the optimization of PHEMT amplifier’s linearity.
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